SHEET	1	OF	1

Form PTO 1449 U.S. DEPARTMENT OF			→ / 云\			SERIAL N	SERIAL NO.				
COMMERCE (Modified) PATENT AND TRADEMARK			2343-182-27 (SEP 0 8 2004 g)			10/774,599					
	OFFICE			APPLICANT Robert B. REESE, et al.							
			Robert B. REESE, et al.								
LIST OF REFERENCES CITED BY APPLICANT			FILING DATE			GROUP ART UNIT					
(Use Several Sheets if Necessary)			February 10, 2004			2124 2825					
U.S. PATENT DOCUMENTS											
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAM	E	CLASS	SUB CLASS	4			
	AA		-	100					-		
	AB										
	AC							•			
	AD										
	ΑE										
	AF										
	AG										
	AH										
	ΑI										
	AJ										
			FOR	EIGN PATENT DO	CUMENTS						
	,	DOCUMENT NUMBER	DATE	COUNTRY				TRANSLATION YES NO			
	AK										
	AL										
	AM										
		OTHER RE	FERENCES	(Including Author,	Γitle, Date, Perti	nent Pages, E	tc.)				
MMD	AN	Ivan E. Sutherland, "Micropipelines", Communications of the ACM, Vol. 32, No. 6, June 1989, pp. 720-738.									
NM)	AO	D. E. Muller, et al., "A Theory of Asynchronous Circuits", Proc. Int. Symp. On Theory of Switching, Vol. 29, pp. 204-243 (1959).									
nm)	AP	M. E. Dean, et al., "Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)", Advanced Research in VLSI (1991).									
NNO	AQ	D. H. Linder, et al., "Phased Logic: Supporting the Synchronous Design Paradigm with Delay Insensitive Circuitry", IEEE Transactions on Computers, Vol. 45, No. 9, September 1996.									
mmo	AR	F. Commoner, et al., "Marked Directed Graphs", J. Computer and Systems Sciences, Vol. 5, pp. 511-523 (1971).									
EXAMINER		the	na	DATE CONSIDERED 01/18/06							
*EXAMINER: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.											